FPGALover
/
RISCV_picorv32_fpga
1
0
Fork 1
Code Issues Pull Requests Packages Projects Releases Wiki Activity

modifying readme

main
FPGALover 2023-09-17 00:35:19 -07:00
parent 41103bdf5b
commit 0cebf5c1d3
1 changed files with 32 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
README.md
View File

@ -1,2 +1,34 @@
# RISCV_picorv32_fpga
##building RISC-V from scratch, using Linux or WSL
sudo apt-get update
sudo apt-get install autoconf automake autotools-dev curl python3 python3-pip libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev ninja-build git cmake libglib2.0-dev
git clone https://github.com/riscv/riscv-gnu-toolchain
cd riscv-gnu-toolchain/
mkdir build/
cd build
sudo mkdir /opt/riscv32im
sudo chown $USER /opt/riscv32im
./configure --with-arch=rv32im --prefix=/opt/riscv32im
make -j$(nproc)
# For other architectures or variations of RISC-V
./configure --with-arch=rv32i /opt/riscv32i/ --> for RV32I
./configure --with-arch=rv32ic /opt/riscv32ic/ --> for RV32IC
./configure --with-arch=rv32im /opt/riscv32im/ --> forRV32IM
./configure --with-arch=rv32imc /opt/riscv32imc/--> for RV32IMC
windows precompiled https://github.com/xpack-dev-tools/riscv-none-elf-gcc-xpack/releases/ for mingw64
other precompiled windows and linux toolchain for riscv https://gnutoolchains.com/risc-v/
# Build the firmware
git clone https://gitea.squirrelnut.synology.me:5001/FPGALover/RISCV_picorv32_fpga
cd RISCV_picorv32_fpga/sw
make clean
make firmware/firmware.fpga
cp firmware/Memory.v_toplevel_memory_1_symbol* ../rtl/DE0-NANO
# Now you can compile or synthesize the FPGA harware using Quartus or any other Design tool