neyko3
/
RISCV_picorv32_fpga
forked from FPGALover/RISCV_picorv32_fpga
1
0
Fork 0
Code Pull Requests Activity

Update README.md

main
FPGALover 2023-09-17 07:44:18 +00:00
parent fe2b4975e2
commit 36e1b7b034
1 changed files with 24 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

44
README.md
View File

@ -1,34 +1,38 @@
# RISCV_picorv32_fpga # RISCV_picorv32_fpga
##building RISC-V from scratch, using Linux or WSL ##building RISC-V from scratch, using Linux or WSL
>sudo apt-get update ```html
>sudo apt-get install autoconf automake autotools-dev curl python3 python3-pip libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev ninja-build git cmake libglib2.0-dev sudo apt-get update
>git clone https://github.com/riscv/riscv-gnu-toolchain sudo apt-get install autoconf automake autotools-dev curl python3 python3-pip libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev ninja-build git cmake libglib2.0-dev
>cd riscv-gnu-toolchain/ git clone https://github.com/riscv/riscv-gnu-toolchain
>mkdir build/ cd riscv-gnu-toolchain/
>cd build mkdir build/
>sudo mkdir /opt/riscv32im cd build
>sudo chown $USER /opt/riscv32im sudo mkdir /opt/riscv32im
>./configure --with-arch=rv32im --prefix=/opt/riscv32im sudo chown $USER /opt/riscv32im
>make -j$(nproc) ./configure --with-arch=rv32im --prefix=/opt/riscv32im
make -j$(nproc)
```
# For other architectures or variations of RISC-V # For other architectures or variations of RISC-V
./configure --with-arch=rv32i /opt/riscv32i/ --> for RV32I | Command | ISA |
./configure --with-arch=rv32ic /opt/riscv32ic/ --> for RV32IC |:---------------------------------------- |:-------- |
./configure --with-arch=rv32im /opt/riscv32im/ --> forRV32IM |`./configure --with-arch=rv32i --prefix=/opt/riscv32i/ `| `RV32I `|
./configure --with-arch=rv32imc /opt/riscv32imc/--> for RV32IMC |`./configure --with-arch=rv32ic --prefix=/opt/riscv32ic/ `| `RV32IC `|
|`./configure --with-arch=rv32im --prefix=/opt/riscv32im/` | `RV32IM `|
|`./configure --with-arch=rv32imc --prefix=/opt/riscv32imc/`| `RV32IMC `|
windows precompiled https://github.com/xpack-dev-tools/riscv-none-elf-gcc-xpack/releases/ for mingw64 ## Other Linux and Windows precompiled Toolchains
other precompiled windows and linux toolchain for riscv https://gnutoolchains.com/risc-v/ - https://github.com/xpack-dev-tools/riscv-none-elf-gcc-xpack/releases/ for mingw64
- https://gnutoolchains.com/risc-v/
# Build the firmware # Build the firmware
```html
git clone https://gitea.squirrelnut.synology.me:5001/FPGALover/RISCV_picorv32_fpga git clone https://gitea.squirrelnut.synology.me:5001/FPGALover/RISCV_picorv32_fpga
cd RISCV_picorv32_fpga/sw cd RISCV_picorv32_fpga/sw
make clean make clean
make firmware/firmware.fpga make firmware/firmware.fpga
cp firmware/Memory.v_toplevel_memory_1_symbol* ../rtl/DE0-NANO cp firmware/Memory.v_toplevel_memory_1_symbol* ../rtl/DE0-NANO
```
*Now you can compile or synthesize the FPGA harware using Quartus or any other Design tool*
# Now you can compile or synthesize the FPGA harware using Quartus or any other Design tool